Abstract-This paper describes the design and simulation of a temperature-insensitive gate-controlled weighted current digital-to-analog converter (DAC). The DAC design includes CMOS drivers to switch the gates of a set of binary-weighted PMOS current sources. Temperature-insensitive operation is achieved by biasing the PMOS current sources at their zero temperature coefficient (ZTC) voltage. The proposed DAC has been laid out assuming a 0.5-µm silicon-on-insulator technology with approximate die dimensions of 495 µm × 135 µm. Simulations show that the DAC operates over the temperature range of 27 o C-125 o C with a maximum error of 0.2% in the bit currents. An alternative design with reduced die dimensions of 150 µm × 92 µm has also been implemented, but exhibits degraded performance compared to the first design.
I. INTRODUCTION
The most common types of digital-to-analog converters (DACs) are those in which binary-weighted currents are added together to produce a sum current that represents the digital input. In most cases, the sum current is converted to an output voltage by an operational amplifier stage. The various weighted current DAC designs differ mainly in the means by which the binary-weighted currents are produced and switched [1] .
A common way of producing the binary-weighted currents is to use an array of current sources controlled by switches. The schematic of a generalized N-bit weighted-current DAC is shown in Fig. 1 . In this architecture, there are N binaryweighted current sources, each controlled by the corresponding bit of the digital input. The N currents are added together at the sum node (at the bottom of the circuit) to produce the sum current I OUT . Hence, the sum current can be expressed in terms of the input bits and the reference current as 
The resultant sum current I OUT corresponds to the value of the digital input. To convert the sum current to a voltage, the sum node may be connected to the inverting input of an op amp with appropriate feedback.
In a typical weighted current DAC, the current sources are implemented as PMOS transistors. Often, each PMOS current source is driven using a constant gate voltage, and connected to the sum node via a bit-controlled switch in series with its drain. This arrangement may be referred to as a draincontrolled DAC.
A disadvantage of a drain-controlled DAC is that the operating point of each current source is not fixed; the drain voltage depends on the resistance of the switch connecting it to the sum node. Therefore, the presence of the switches affects the bit currents. In order to achieve linear operation of a drain-controlled DAC, it is necessary to design each switch so that the ratio of the switch resistance to the incremental resistance of the corresponding current source is the same for each bit; then, if the sum node is held at a constant voltage, the binary proportions of the bit currents will be maintained. Process variations may interfere with the designed resistance ratios, resulting in a non-linear DAC characteristic. To reduce the non-linearity, the design may require the use of large switches to achieve low switch resistances, or the use of cascode current sources to achieve high incremental source resistances.
In this paper, an alternative design is considered in which the PMOS current sources are controlled by means of their gate voltages, while their drains are connected directly to the sum node. This design is referred to as a gate-controlled DAC. The advantage of the gate-controlled DAC is that, because there are no switches between the current sources and the sum node, the operating point of each MOS current source is fixed by the sum node voltage. Thus, the binary proportions of the currents are achieved without consideration of the incremental source resistances. Because the DAC currents do not pass through the switching circuit, they are not affected by process variations in the switches. As far as the authors are aware, no gate-controlled DAC design has appeared in the literature.
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II. CIRCUIT DESCRIPTION

A. Design of the Gate-controlled Current Sources
The proposed implementation of the i th current source for a gate-controlled DAC is shown in Fig. 2 . The current source is implemented with a PMOS transistor M1i, which is designed to produce the desired binary-weighted bit current when driven to saturation. M1i is controlled by bit b i through a CMOS driver, M2i and M3i. When the digital input (b i ) is LOW, the PMOS transistor of the driver (M2i) is turned ON and the gate voltage of the PMOS current source (M1i) is driven to V DD , turning M1i OFF. Conversely, when the digital input (b i ) is HIGH, then the NMOS transistor of the driver (M3i) is turned ON and the gate voltage of the PMOS current source (M1i) is driven to V BIAS , which is low enough to drive M1i to saturation.
A block diagram of the 10-bit implementation of the proposed gate-controlled DAC is shown in Fig. 3 . The bit currents are successively scaled by higher powers of two as we move from the LSB to MSB.
The simplest way to achieve the binary weightings of the bit currents is to multiply the number of PMOS devices used to implement each current source by the appropriate power of two. That is, the LSB current source is made of a single PMOS device, the next is made of two identical PMOS devices, the next is made of four, and so on. The MSB current source is made of 2 N−1 identical PMOS devices. This design is referred to as a "gate-multiplied" design. With this approach, the proportions of the bit currents are very accurate; however, the layout requires a large area to accommodate not only the large number of devices but also the required minimum spacing between the devices.
As an alternative, each of the binary-weighted current sources may be designed as a single device. The binary weightings of the bit currents are achieved by making the effective width of each device successively twice as large as that of the one before it, as we move from LSB to MSB. That is, the LSB current source is made of a single PMOS device of a given unit width, the next is made of a PMOS device with twice the effective width, and so on. The MSB current source is made of a PMOS device whose effective width is 2 N−1 times as wide as the LSB current source. At the discretion of the designer, for convenience in layout, the larger current sources may be divided into several separate devices. This design is called a "width-customized" design.
The layout of width-customized design is considerably smaller than that of gate-multiplied design, because the spaces between the multiple devices that would make one current source are greatly reduced, or even eliminated. However, the design calculations are more complicated and the resulting currents are not as accurate. Given the desired effective widths of the PMOS current sources, the drawn widths have to be calculated from a relation such as
where ΔW is extracted from the detailed transistor models [2] . The resulting currents will be imprecise first of all because the models themselves are approximate. Of course, the modeling errors will not be seen in the simulation results. However, the current errors are unavoidable even in the simulation because the required values of W drawn are not in precise binary proportions and cannot be exactly resolved in the layout. Hence, there is a trade-off between the area of the chip and the accuracy of the current ratios.
To give an idea of the difference in the overall device dimensions obtained using the two approaches, consider the MSB current source of a 10-bit DAC. Using the gatemultiplied design, this current source was laid out as 512 small MOSFETS in a rectangular array with dimensions of 450 µm × 61 µm. Using the width-customized design, the same current source was laid out as 16 larger MOSFETS in a rectangular array with dimensions of 111 µm × 37 µm. Including all of the current sources and their control circuitry, the total 10-bit DAC dimensions for gate-multiplied design came out to be 495 µm × 135 µm, whereas the dimensions for the width-customized design were 150 µm × 92 µm.
B. Choice of the Bias Voltage
The choice of V BIAS plays a vital role in the implementation of the DAC. If V BIAS is chosen to be equal to 0 V, then the PMOS current sources (when active or turned ON) are in the triode region and hence any small change in the drain-to-source voltage (whether caused by variations in the summing node voltage or the power supply voltage) can cause a significant change in the current delivered by these sources. On the other hand, if V BIAS is chosen to be greater than 0 V In addition to helping the DAC to operate independent of voltage variations, the choice of V BIAS may be made to help the DAC to maintain constant currents despite variations in temperature [3] . To maintain constant-current operation over a wide temperature range the PMOS current sources are operated with the gates at the zero temperature coefficient (ZTC) voltage [4, 5] .
The elemental current sources in the gate-multiplied DAC are PMOS devices with a channel width of 1.2 µm and a channel length of 5 µm; they operate with a drain-to-source voltage of 3 V. Fig. 4 shows the transconductance characteristic curves of such a PMOS device at two different temperatures, 27 o C and 125 o C. The ZTC voltage of the device with the given drain-to-source voltage can be obtained from the intersection of the two curves. (The figure shows the curves for two example temperatures. The curves for other temperatures intersect at approximately the same point.) Therefore, V BIAS is chosen as 933.2 mV, which is the ZTC voltage of the PMOS device. This value of V BIAS ensures that the bit currents in the gate-multiplied DAC will be insensitive to temperature variations.
The ZTC point has some dependence on the channel dimensions; therefore, a V BIAS of 933.2 mV does not put all of the current sources in the widthcustomized DAC exactly at their ZTC points. However, as a practical matter, it is convenient to use a single fixed bias for all of the current sources, and so a V BIAS of 933.2 mV is used.
III. SIMULATION RESULTS
The two proposed 10-bit DAC designs (gate-multiplied and width-customized) have been laid out for a 0.5-µm SOI process using a 3-V unipolar supply. The approximate die dimensions were 495 µm × 135 µm for the gate-multiplied design and 150 µm × 92 µm for the width-customized design. The simulations were conducted using Cadence® Virtuoso® Spectre® Circuit Simulator. The simulation results are now summarized.
The ratios between consecutive bit currents (whose ideal value is two) were found at two different temperatures (27   o   C  and 125 o C). The minimum and maximum ratios between any two consecutive bit currents are shown in Table I . It can be seen that both designs keep the bit current ratios close to two even at high temperatures, with a maximum error of about 3.8%. Comparing the two designs, the gate-multiplied design keeps more consistent current ratios at any given temperature with a maximum error of about 0.2%.
The currents delivered by the PMOS current sources at two different temperatures, 27 o C and 125 o C, were also found from the simulation results. The LSB and MSB currents are shown in Table II . It can be seen that the PMOS current sources of both designs deliver currents at high temperatures which are close to the nominal currents, with a maximum error of about 4.8%. Comparing the two designs, the current sources of the gate-multiplied design are somewhat more stable over temperature with a maximum error of less than 0.5%. Table III . It can be seen that the DNL and INL values for the widthcustomized design are larger, because the output currents that result from the width-customized design are not as accurate as those that result from the gate-multiplied design.
A simulation was conducted to determine the error in the output current of the gate-multiplied design with variations in the sum node voltage. The results showed that the sum of the errors in the 10 bit currents would be less than the nominal LSB current provided that the sum node voltage was limited to variations no greater than 40.4 mV. An op amp with relatively modest gain and accuracy specifications is capable of keeping the sum node voltage variations within this limit.
IV. CONCLUSION
In this paper, two designs of a 10-bit gate-controlled weighted current DAC capable of operating over a temperature range of 27 o C to 125 o C have been presented. A comparison between the two designs reveals that the gatemultiplied design (achieved by multiplying the number of PMOS devices by powers of two) exhibits far better performance than the width-customized design (achieved by multiplying the effective widths of the PMOS devices by powers of two). The simulations of the gate-multiplied design indicate that the output error can be limited to less than the equivalent variation of 1 LSB provided the op-amp stage at the output keeps the sum node within about 40 mV of its nominal potential. 
